

(11) EP 1 139 409 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication: 04.10.2001 Bulletin 2001/40 (51) Int Cl.7: **H01L 21/336**, H01L 21/268, H01L 21/28, H01L 21/285

(21) Application number: 01301856.9

(22) Date of filing: 28.02.2001

(84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 29.02.2000 US 516004

(71) Applicant: Agere Systems Guardian Corporation Orlando, Florida 32819 (US)

(72) Inventors:

• Kizilyalli, Isik C.

Milburn, New Jersey 07041 (US)

Radosevich, Joseph Rudolph

Orlando, Florida 32819 (US)

Roy, Pradip Kumar
 Orlando, Florida 32819 (US)

(74) Representative: Williams, David John et al Page White & Farrer, 54 Doughty Street London WC1N 2LS (GB)

## (54) Selective laser anneal on semiconductor material


(57) A method of menufacture for semiconductor electronic products and a circuit structure. A semiconductor material has a surface region and dopant is provided to a portion of the surface region. The portion of the surface region provided with the dopant is irradiated with sufficient energy to induce diffusion of the dopant from the portion of the surface region to another region of the semiconductor material.

A method for manufacturing an electronic product with a semiconductor material having a surface and two spaced-apart regions along the surface for receiving dopant includes forming a field effect transfor gate structure is along the surface and over a third region of the surface between the work spaced-apart regions. Dopart is provided to the spaced-apart regions which are heat-

ed to a temperature at least 50 degrees C higher than the peak temperature which results in the third region when the spaced-apart regions are heated.

A clicuit comprises a semiconductor material having a surface region for formation of devices, a filed effect transistor gate structure including a conductive layer and an emorphous insulative layer having a dielectric constant greater than five relative to free space. The insulative layer is formed between the conductive layer and the surface region. A source region is formed along the surface region and a drain region is also formed along the surface orgion. The gate structure, source region and drain region are configured to form an operable field effect transistor.

# FIG. 1



# Description

# Related Applications

[0001] This application is related to the following copending applications: serial no. 08/995.435, filed 9/22/97; serial no. 08/995.589 filed 12/22/97; serial no. 09/209,787 filed 12/11/98; and serial no. 09/339,895, filed 8/25/99, all of which are incorporated herein by reference.

## Field of the Invention

[0002] This invention relates to temperature-constrained processing of semiconductor materials and, more particularly, to aspects of electronic component manufacture which involve annealing the semiconductor material.

### Background of the Invention

[0003] Modern day semiconductor electronic devices include power transistor devices and integrated circuit devices comprising many transistors formed on a small section of semiconductor material. It is common for thousands of such devices to be simultaneously formed on a single wafer of crystalline semiconductor material. Advances in semiconductor processing have enabled volume manufacture of such electronic devices having feature sizes less than 0.25 micron. and there is 30 progress toward geometries below 1.0 micron.

[0004] All transistors operate based on the presence of impurities, commonly referred to as dopants, placed in the lattice structure of the semiconductor material. By varying the concentration of dopants in select regions 35 of the semiconductor crystal lattice one can alter the conductivity and other electrical characteristics of the transistor. For example, the voltage at which a transistor begins to switch into a conducting state, as well as the on-off switching speed of the transistor, may depend in 40 part on the presence of predefined dopant concentration profiles in critical regions of the semiconductor material. [0005] For conventional silicon transistors having sub-micron feature sizes these requirements are typically met through multiple high energy implantations of 45 various dopant ions into the surface of the semiconductor wafer, followed by temperature cycling of the wafer. That is, multiple heat treatments are relied upon to thermally diffuse the implanted dopants until desired dopant profiles are attained in or near the transistor regions of 50 the semiconductor material.

[0006] Such diffusions are commonly achieved by themal annealing of the semiconductor wafer. While it is typically a goal of dopant diffusion to drive the dopant deeper into the semiconductor material (relative to the surface), and there is little ability to control the direction of diffusion, the dopant moves in a lateral direction (along the surface) as well. Commontionally, the distanc-

es dopants travel from an implant region are controlled by the time and temperature profile of the thermal diffusion cycle.

[0007] By controlling the energy and dose of the ion implant as well as the profile of the thermal diffusion cycle, a desired depth of diffusion can be attained without exceeding the maximum tolerable lateral diffusion. Nonetheless, the inherent features of thermal diffusion impose limitations on spacings between device features, e.g., the source, gate and drain regions of a lateral metal oxide silicon field effect transistor (MOSFET). This is particularly true as lateral device geometries progress below 0.2 micron.

[00:08] The lateral geometry constraints due to diffusion have been addressed by dosigning shallow junction depths and by performing relatively brief thermal treatments commonly referred to as the rapid thermal anneal (RTA) or rapid thermal diffusion (RTD) in which the temperature of a wafer is rapidly cycled to a peak 20 value, held at the maximum temperature for a short period and then quickly cooled.

[0009] An additional challenge relative to reduced geometries is the greater sensitivity to high temperature processing of certain materials preferred for manufacturing high speed circuitry with smaller than 0.20 micro and cletter sizes. These materials include conductors and cletectrics which help sustain or improve the speed and integrity of transistor devices as device layers become thinner and lateral geometries continue to shrink. Generally, as devices shrink the thermal budget becomes more restricted.

[0010] Further, the entire manufacturing process must be designed to account for the effect each temperature cycle has on the materials subjected to the heat to read the entire that the state of the s

#### Summary of the Invention

[0011] To overcome limitations associated with lowtemperature requirements in semiconductor processing novel methods of manufacture are now presented as well as novel structures which result therefrom.

[0012] A method of manufacture includes providing a semiconductor material having a surface region and providing dopant to a portion of the surface region. The portion of the surface region provided with the dopant is irradiated with sufficient energy to induce diffusion of the dopant in the portion of the surface region to another dopant from the portion of the surface region to another

region of the semiconductor material.

[0013] The present invention also provides a method for manufacturing an electronic product with a semiconductor material having a surface and two spaced-apart regions along the surface for receiving dopant. A field 5 effect transistor gate structure is formed along the surface and over a third region of the surface between the two spaced-apart regions and dopant is provided to the spaced-apart regions. The spaced-apart regions are capable of being absorbed by the spaced-apart regions and reflected by a portion of the gate structure. In one embodiment of the invention a field effect transistor gate structure is formed along the surface and over a third region of the surface between the two spaced-apart regions and dopant is provided to the spaced-apart regions which are heated with laser radiation. In another embodiment of the invention a field effect transistor gate structure is formed along the surface and over a third region of the surface between the two spaced-apart re- 20 gions and dopant is provided to the spaced-apart regions which are heated to a temperature at least 50 degrees C higher than the peak temperature which results in the third region when the spaced-apart regions are heated

[0014] A method for controlling movement of a dopant species in a semiconductor material includes providing semiconductor material having a plurality of adjoining regions with a surface for formation of electronic devices, introducing the dopant species along the surface of 30 a first of the regions of the semiconductor material and elevating the temperature of the first region of the semiconductor material relative to the temperature of a surrounding region of the semiconductor material such that the dopant diffuses within at least a portion of the first 35

In another method for manufacturing a semiconductor electronic product there is provided a semiconductor material having a surface region with a layer of SiO2 formed thereon and a layer comprising a metal also 40 formed thereon. Dopant is provided to a portion of the surface region and the surface region is irradiated so that the portion of the surface region containing the dopant absorbs sufficient radiation to diffuse the dopant into another portion of the semiconductor material while 45 at least one of the layers formed on the surface region reflects radiation

[0015] According to the invention an integrated circuit comprises a semiconductor material having a surface region for formation of devices, a field effect transistor gate structure formed on the surface region, the gate structure including a conductive layer and an amorphous insulative layer having a dielectric constant greater than five relative to free space. The insulative layer is formed between the conductive layer and the surface 55 region. A source region is formed along the surface region and a drain region is also formed along the surface region. The gate structure, source region and drain re-

gion are configured to form an operable field effect tran-

[0016] In still another embodiment of the invention a semiconductor device includes a semiconductor material of a first conductivity type having a surface region for formation of devices; a field effect transistor gate structure formed on the surface region, a source region and a drain region. The gate structure includes a conductive layer and an insulative layer having a dielectric heated by applying radiation of a wavelength which is 10 constant greater than 5 relative to free space. The insulative layer is formed between the conductive layer and the surface region. The source region and the drain region are each formed in the surface region and self aligned with respect to the gate structure, each on a different side of the gate structure. The gate structure, source region and drain region are configured to form a field effect transistor characterized by a gate leakage

## **Brief Description of the Drawings**

[0017] The invention is best understood from the following detailed description when read in conjunction with the accompanying figure. In accordance with com-25 mon practice the various described features are not drawn to scale, but are drawn to emphasize specific features relevant to the invention.

current less than 0.1 amp per cm-2 during operation.

[0018] Figure 1 illustrates a portion of a semiconductor wafer during fabrication of an integrated circuit device:

[0019] Figure 2 illustrates radiation impinging on a portion of the surface of a semiconductor wafer according to the invention: [0020] Figure 3 illustrates formation of a reflective lay-

er according to one embodiment of the invention; [0021] Figure 4 illustrates positioning of a mask in conjunction with a laser source according to one em-

bodiment of the invention; [0022] Figure 5 illustrates the wafer of Figure 1 during a subsequent phase of manufacture; and [0023] Figure 6 illustrates in partial view an integrated

circuit device in a stage of fabrication. [0024] Like numbers denote like elements throughout the figures and text.

## Detailed Description of the Invention

[0025] While the invention is now described in the context of annealing the source/drain regions in the manufacture of MOSFET devices, it should be recognized that this is only an exemplary utilization of the inventive methodology for selectively treating portions of the semiconductor material on a wafer with heat. With reference to Figure 1 there is shown a portion of a monocrystalline semiconductor wafer substrate 10 having a surface 11 for integrated circuit device formation. The wafer substrate 10 may include epitaxially grown semiconductor material.

[0028] Application of the invention is now illustrated for a transistor device formed along the surface II. Two regions comprising field dielectric 12 are shown formed on this portion of the substrate. Substrate 10 is silicon, but may be formed with one or a combination of semiconductor materials including but not flow of semiconductor materials including but not flow to semiconductor materials including but not flow of semiconductor materials moduling but not flow of semiconductor materials including but not flow of semiconductor materials are substrated to Si, Ga, GaAs, AlGaAs, InGaAs or other III-V compounds.

[0027] The invention is now described with the substrate 10 formed of silicon and the field dielectric 12 10 comprising silicon dioxide (SiOa), formed by local oxidation or commonly known shallow trench isolation techniques. A field effect transistor (FET) gate structure 13 is formed over the substrate 10. An amorphous tantalum pentoxide (Ta<sub>2</sub>O<sub>6</sub>) dielectric layer 14 is formed 15 with a SiO<sub>2</sub> dielectric layer 15 interposed between the layer 14 and the substrate 10. A gate electrode 16 overlays the dielectric layers 14 and 15. Numerous techniques are available to form the gate structure with a layer of insulator having a high dielectric constant such as provided by amorphous Ta2O5. For example, the electrode 16 may comprise tungsten silicide formed over a tungsten silicon nitride barrier layer which barrier layer inhibits oxygen diffusion. This and other variations are described in serial no. 09/209.787. Intended source/ drain regions 21 and 22 are located in the wafer substrate 10 on opposing sides of the gate structure 13. Surface portion 23 overlies region 21 and surface portion 24 overlies region 22.

[0028] In the past gate structures have conventionally been formed with only a Slog dielectric. However, the difficulty of providing a thinner, pin-hole free Slog, gate dielectric and avoiding affects such as tunnelling has led to the inclusion of so called "high K" dielectrics such as  ${\rm Ta}_2{\rm O}_6$  and other oxides including certain ones of titanian strongly and the roxides including certain ones of titanian strongly and the contract of the strongly of the contents residue to free space pretater than 5. That is, these and other oxides will provide a desired high transconductance between the gate metal and the underlying channel region while avoiding the problems inherent with using only Slog as the gate dielectric.

[0029] Composite dielectrics and electrodes which are compositionally graded overcome problems caused by interlayer stresses. See again serial no. 09/209,787. 45 The SiO<sub>2</sub> dielectric layer 15 is desirable but not always necessary in order to improve the interface between the underlying silicon and the overlying Ta<sub>2</sub>O<sub>2</sub> dielectric layer 14.

[0030] As is common to current semiconductor processing the source/drain regions 21 and 22 are self-aligned with respect to the gate structure 13. That is, after gate formation they are formed by ion implantation of depart material into portions of the wafer surface 11 overlying the regions 21 and 22, i.e., on opposing sides of the gate structure 13. Other techniques for providing dopart to the regions 21 and 22 may be used as well. Conventionally there is an implantation followed by an

anneal at about 1000C to achieve a desired diffusion profile (not shown).

[0031] The present invention addresses the problem which arises when the gate delectric comprises material having thermally sensitive properties. For example, Ta<sub>2</sub>O<sub>c</sub> changes from an amorphous state to a polycystalline state a temperatures in the range required for annealing the source/drain regions 21 and 22. In the polycystalline form Ta<sub>2</sub>O<sub>c</sub> has a lower dielectric core stant than that of the amorphous form and when used as a gate dielectric results in significant leakage current from the gate structure, i.e., on the order of one amp per core during the properties are considered.

cm-2 during transistor operation. [0032] According to the invention a spatially selective anneal is effected with radiation. In the preferred embodiment portions 23 and 24 of the wafer surface 11 overlying the intended source/drain regions 21 and 22 are selectively irradiated to heat certain exposed regions including the source/drain regions 21 and 22. The radiation elevates the temperature of the intended source/drain regions to such temperature as will allow diffusion of the implanted dopant to desired locations. At the same time, the temperatures of other wafer regions adjoining the regions 21 or 22 may become elevated due to thermal dissipation, but according to the invention are not elevated to sufficient peak level or for sufficient time duration as to permit electrically significant amounts of the dopant to diffuse from a desired region 21 or 22 to an undesired adjoining region. As used herein the term "electrically significant amounts" means amounts which would noticeably influence electrical characteristics of an associated transistor device.

[0033] Thus irradiation of the surface portions 23 and 24 with select wavelength(s), power and total energy dose permits a level of control over the dopant diffusion not previously attainable. Advantageously, because the temperature elevation is made local to the intended source/drain regions, the Ta<sub>2</sub>O<sub>5</sub> dielectric layer 14 is not elevated to such temperature which causes a change from the desired amorphous state. The activation of dopants with this technique provides a more controlled diffusion (e.g., relative to RTA) and conforms with temperature processing constraints. The resulting structure exhibits significantly reduced leakage current from the gate structure 13 relative to that associated with conventional high temperature processing of the source/ drain diffusions. The leakage current is easily reduced by at least an order of magnitude, e.g., from one amp per cm '2 to 0.1 amp per cm or 10 milliamps per cm'2. Leakage currents at or below one milliamp per cm-2 are achievable when the temperature of the Ta2O5 is kept below the threshold at which it would transition out of the amorphous state.

[0034] More generally, the spatially selective anneal 5 provides a distinct temperature differential between adjacent regions on the wafer 10. The differential may be relatively small, e.g., less than 50 degrees C, or may be relatively large, e.g., far in excess of 300 degrees C. For

example, the layer 14 of Ta<sub>2</sub>O<sub>2</sub> will not exceed 600 C when the nearby source/drain regions are heated in excess of 1000 C. The temperature differentials are selective across the wafer material, whereas in a conventional anneal, e.g., a RTA, there is no ability to introduce 5 useful temperature differentials because the entire water is subjected to the anneal.

[0035] The preferred radiation source for elevating the temperature of the source/drain regions is a Q-switched excirner laser which emits radiation at a wave-length at or near an absorption peak of silicon, e.g., 308 m. The radiation wavelength may be selected to also be non-absorptive when incident upon other materials formed on the wafer substrate so that substantially smaller or no temperature elevations occur in regions 13 when higher temperatures could degrade materials properties or device performance. Alternately a reflective shield layer could be deposted on regions where the radiation should not be absorbed: or a mask could be used to prevent the leaser energy from striking regions 30 on the substrate other than desired locations such as the source/drain regions 21 and 50 ms.

[0036] Although the surface portione 23 and 24 are illustrated as occupying regions extending from the field dielectric 12 to the gate structure 13, neither the dopant implant or the irrediation need be commensurate with these. Rather, the implantation could penetrate a smaller surface region to further minimize lateral diffusion, and the irradiation could define source/drain regions of smaller or greater lateral dimension, i.e., along the surface 11, including drain extensions. The depth of the diffusion is controlled by varying the wavelength, power and duration of the selective irradiation.

[0037] Figure 2 lliustrates (schematically) a narrow beam 26 of natiation generated from a laser source 28 35 and implinging on a portion of the substrate surface 11 for absorption in the source/drain regions 21 and 22 with reflection by the gate structure 13 and by the field dielactric regions 12. The gate electrode and other conductive portions along the wafer surface will typically com- 40 prise a reflective silicide or other metal. Thus in numerous applications of the concepts disclosed herein there is no need for additional masking to prevent radiation from impinging on regions or layers which are heat sensitive.

[0038] The width of the beam 28 could span the entire diameter or a portion of the diameter of the wafer substrate 10. Alternately it could be relatively narrow, e.g., on the order of a device feature size, and scanned in a raster pattern. The raster pattern the raster pattern the rester pattern thought of the wafer, or the laser can be switched in conjunction with the scan to selectively irradiate portions of the wafer.

[0039] Figure 3 illustrates a deposited and patterned reflective layer 30 over a portion of the substrate 11 to expose only desired regions for absorption of radiation 26 from the source 28 of Figure 2. Other regions are shielded by the reflective layer to prevent or limit tem-

perature elevation. The reflective layer 30 may be chosen based on a desired characteristic for reflecting the same wavelength of laser radiation which is absorbed by the semiconductor substrate material, e.g., silloon. The layer 30 could be a deposted oxide formed from decomposition of tetraethyl orthosilicate (TEOS) by chemical vapor deposition (CVD) or plasma-enhanced chemical vapor deposition (PCD) or plasma-enhanced

chemical vapor deposition (PECVD), or could be silicon nitride. This reflective layer could be formed with standard pattern and etch photoresist techniques. Alternately, some forms of photoresist may have the required reflective properties such that they alone may be patterned to provide the reflective layer 30.

[0040] Although Figure 3 illustrates patterning of the reflective area to expose the surface portions 23 and 24 to simultaneously activate dopant in both of the intended source/drain regions 21 and 21, a different reflective layer could be deposited to separately acityate the intended source/drain regions, this providing a different diffusion profile for each. The first reflective layer could be patterned to cover the surface portion 23 while leaving the surface portion 24 exposed to receive radiation; and the second the reflective layer could be patterned to cover the surface portion 24 while leaving the surface portion 23 exposed to receive radiation. The same concept applies to complementary integrated circuit devices wherein one may separately diffuse dopant associated with diffusions, e.g., source/drain regions, for devices of different conductivity types or different types of devices being formed on the same integrated circuit. This approach is useful for diffusions in bipolar and field effect transistor devices as well as passive devices.

[044] Figure 4 illustrates positioning of a mask 40 bewhere a leaer source 28 and the wafer substrate 10109 (comprising a large number of integrated circuit devices). A wide radiation beam 42 is transmitted to desired
portions of the substrate surfaced 1 acroses the wafer 10
while blocking other portions of the beam from striking
other portions the wafer substrate 10. The mask 40 is
109 patterned to provide portions which transmit radiation
from the beam 26 while other portions absorb or reflect
width of the beam 26. With this approach, multiple
105 sourcedrain regions 21 and 22 on multiple integrated
105 sourcedrain regions 21 and 22 on multiple integrated
105 circuit divisions and sourced the source of the source

[0042] Based on experiments it has been determined that a laser anneal according to the invention will activate an As dose of 3 x 10 15 cm<sup>2</sup> (implanted at 50 KeV) of provide a peak concentration on the order of 4 x 10 20 cm<sup>-3</sup>. For a CMOS device the resulting sourced/rain regions can have a sheet resistance as low as 55 ohms per square. With an excitent laser having pulse durations of 35 ns and pulse energies of 600-700 millijoules 59 per pulse, the laser can provide approximately 700 to 1000 nanojouse/cm<sup>2</sup>. The resulting profile can be achieved with approximately flow for generally the irradiation could range from 100 to 2000 or more na-

nojoules/cm2.

[0043] Another feature of the invention is that the laser radiation can alter the mechanism for dopant diffusion. By melting the crystal lattice the dopant migrates by diffusion through a liquid. Depending in part on solubility 5 of the dopant species in the liquid phase of the semiconductor material, it is now possible to distribute the species at a different rate and over a more limited volume than was attainable with a conventional thermal anneal. This provides greater control in the depth and 10 width of the diffusion profile relative to the surface 11. Thus for a source/drain region it is now possible to control the dopant distribution by modifying the physical state in a small portion the semiconductor material. The lateral diffusion, i.e., along the surface 11, may be so 15 limited, e.g., by controlling the radiation beam width, to enable further reduction in space requirements for transistor devices. The depth of dopant penetration can be controlled based on selection of one or multiple radiation. wavelengths, power, pulse train definition and total eneray dose.

9

[0044] The inventive method is useful for a variety of heat treatments where it is desirable to selectively heat discrete portions of the substrate surface 11 or other portions of an integrated circuit. For example, it may be 25 desirable to perform dopant implantations or diffusions in stages of the manufacturing process when heat treatment by RTA would be inconsistent with constraints associated with other diffusions or materials properties. With a deposit and patterning of resist, for example, it is 30 possible to selectively implant a region and then activate the dopant through selective irradiation. See Figure 5 which illustrates the wafer 10 in a subsequent phase of manufacture. Source/drain vias 50 and gate electrode via 51 have been formed through a dielectric layer 54 35 for making ohmic contact with each source/drain region 21 and 22 and the gate structure 13.

[0045] Metallization involves conventional formation of a Ti layer 58 followed by a TiN layer 60. Although not illustrated, in the vias 50 portions of the Ti from layer 58 40 react to form TiSi2, which improves the ohmic contact. However, the etch process by which the vias 50 have been formed is known at times to result in undesirable removal of semiconductor material from those subregions of the source/drain regions which make direct con- 45 tact with the Ti layer 58. This as well as the loss of semiconductor material by formation of silicide at the interface can reduce the effective depth of the source/drain regions to an unacceptable level. The effects become more significant to manufacture as device geometries and junction depths shrink.

[0046] It would be desirable to replenish the dopant species through the source/drain vias 50. In the past this was not possible due to the thermal limitations imposed after via formation. According to the invention dopant 55 species can be provided through the vias by implantation, outdiffusion, chemical reaction with plasma components, or other means of placing dopant material

along the exposed semiconductor material in the vias 50. A selective anneal can be effected through the source/drain vias with radiation as has been described above for the source/drain regions 21 and 22: except that the dielectric layer 54 serves as a mask to anneal portions of the source drain regions in alignment with the vias. This prevents heating of adjacent regions on the wafer 10 so that primarily the regions affected by window washing are modified. The radiation can be absorbed by the dielectric layer 54; or the wavelength may be selected so thoat the incident radiation reflects from the dielectric layer; or a layer reflective to the chosen wavelength can be deposited over the dielectric layer. The selective irradiation results in diffusion of additional dopant about only the portions of the source/drain regions open to the vias with no significant diffusion elsewhere in the source/drain regions. More generally, an opening in a layer of dielectric, photoresist or other material can be used for insertion and selective anneal of donant according to the above teachings.

[0047] In the view of Figure 5 the drain region is illustrated as including a drain extension 62. In the past such extensions have been symmetrically formed with the source regions due to process limitations. With the ability to selectively implant and selectively anneal the region in which the drain extension is formed it is possible to provide lower sheet resistance between the gate channel and the drain region, while retaining a higher resistance between the source region and the gate channel. The anneal for the drain extension can be made through a mask or a patterned opening.

[0048] The invention has been described in detail for an integrated circuit device. Such a device 70 is illustrated in the partial view of the wafer 10 presented in Figure 6. A portion of the device 70 is shown to comprise pairs of complementary field effect transistors 72 and 74, i.e., p-channel transistors 72 and n-channel transistors 74. The device 70 of Figure 6 is illustrated in a stage of fabrication similar to the stage of fabrication illustrated in Figure 1.

[0049] The concepts disclosed herein may be applied to diffusion of dopant species to create regions in bipolar transistor devices as well. For example, formation of abrupt diffusions can be readily effected in epitaxially grown base regions. The disclosed concepts can be applied to render collector regions of small geometry to improve the packing density of bipolar devices

[0050] It should also be noted that the disclosed concepts may be applied in a variety of other product types including those incorporating complementary bipolar devices and devices formed with compound semiconductor materials. The invention enables formation or iproves performance of systems on a chip wherein a variety of technology modules may be integrated. In the past such integration has been limited in part by incompatibilities or cost restrictions associated with manufacturing requirements of the individual technologies.

[0051] Technologies which may be combined using

15

the present invention include analog and digital CMOS, analog and digital bipolar, rf circuitry, embedded memory (DRAM, SRAM, FLASH memory) and silicon-on-inenlator

[0052] The invention has been described with regard 5 to only a few illustrative embodiments while the principles disclosed herein provide a basis for practicing the invention in a variety of ways on a variety of semiconductor structures. Other constructions, although not expressly described herein, do not depart from the scope 10 of the invention which is only limited by the claims which follow.

#### Claims

1. A method for manufacturing an electronic product including a field effect transistor, comprising:

> providing semiconductor material of a first conductivity type having a surface and two spacedapart regions along the surface for receiving dopant of a second conductivity type; forming a field effect transistor gate structure along the surface and over a third region of the 25 surface between the two spaced-apart regions: providing dopant to the spaced-apart regions; heating the spaced-apart regions to a temperature at least 50 degrees C higher than the peak temperature which results in the third re- 30 gion when the spaced-apart regions are heated

- 2. The method of Claim 1 wherein upon heating the spaced-apart regions the dopant diffuses within the 35 spaced-apart regions and electrically significant amounts of the dopant do not diffuse beyond the spaced-apart regions into other portions of the semiconductor material.
- 3. The method of claim 1 wherein the peak temperature of the gate structure resulting from heating the spaced-apart regions does not exceed 700C.
- 4. The method of Claim 1 wherein the step of heating 45 the spaced-apart regions is effected with a monochromatic laser tuned to 308 nm.
- 5. The method of claim 4 wherein the spaced-apart regions are heated to a temperature at least 300 de- 50 11. The device of claim 9 wherein the field effect trangrees C higher than the peak temperature which results in the third region when the spaced-apart regions are heated.
- 6. An integrated circuit comprising:

a semiconductor material of a first conductivity type having a surface region for formation of devices;

a field effect transistor gate structure formed on the surface region, comprising a conductive layer and an amorphous insulative layer having a dielectric constant greater than five relative to free space, the insulative layer formed between the conductive layer and the surface region:

a source region formed along the surface region and having a second conductivity type:

a drain region formed along the surface region. and having a second conductivity type, said gate structure, source region and drain region configured to form an operable field effect transistor, said source region and said drain region self-aligned with the gate structure.

- 7. The device of claim 6 wherein the insulative layer comprises Ta<sub>2</sub>O<sub>5</sub>.
- 8. The device of claim 6 further including a layer of SiO2 disposed between the insulative layer and the surface region.
- 9. A semiconductor device comprising:

a semiconductor material of a first conductivity type having a surface region for formation of devices:

a field effect transistor gate structure formed on the surface region, comprising a conductive layer and an insulative layer having a dielectric constant greater than 5 relative to free space, the insulative layer formed between the conductive layer and the surface region; and a source region and a drain region each formed in the surface region, aligned with the gate structure and on a different side of the gate

said gate structure, source region and drain region configured to form a field effect transistor characterized by a gate leakage current less than 0.1 amp per cm-2 during operation.

- 10. The device of claim 9 wherein the field effect transistor is characterized by a gate leakage current less than 10 milliamps per cm-2 during operation.
- sistor is characterized by a gate leakage current less than one milliamp per cm-2 during operation.
- 12. A method for manufacturing a semiconductor electronic product comprising:

providing semiconductor material having a surface region:

providing dopant to a portion of the surface re-

- irradiating the portion of the surface region with sufficient energy to induce diffusion of the dopant from the portion of the surface region to 5 another region of the semiconductor material.
- The method of claim 12 wherein the step of irradiating elevates the temperature of the portion of the surface region to render the dopant soluble in the 10 semiconductor material.
- 14. The method of claim 12 wherein the step of irradiating renders the portion of the surface region liquid.
- 15. The method of claim 13 wherein the step of irradiating renders a portion of the semiconductor material including said portion of the surface region liquid and results in diffusion of the dopant about the liquid portion without electrically significant amounts of 20 the dopant diffusing out of the liquid portion to other portions of the semiconductor material.
- 16. The method of claim 12 including the step of allowing the liquid region to solidify.
- 17. A method for controlling movement of a dopant species in a semiconductor material comprising:

rality of adjoining regions with a surface for formation of electronic devices:

introducing the dopant species along the surface of a first of the regions of the semiconductor material;

elevating the temperature of the first region of the semiconductor material relative to the temperature of a surrounding region of the semiconductor material such that the dopant diffuses within at least a portion of the first region.

- 18. The method of claim 17 wherein upon elevation of the temperature in the first region the temperature of the surrounding region remains lower than the minimum temperature required to effect thermal diffusion of the dopant species in the surrounding region.
- 19. The method of claim 17 wherein elevation of the temperature in the first region is of such limited time 50 duration as to preclude diffusion of electrically significant amounts of the dopant species into the surrounding region.
- 20. A method for manufacturing a semiconductor elec- 55 tronic product comprising:

providing semiconductor material having a sur-

face region with a layer of SiO2 formed thereon and a layer comprising a metal also formed

providing dopant to a portion of the surface region:

irradiating the surface region so that the portion of the surface region containing the dopant absorbs sufficient radiation to diffuse the dopant into another portion of the semiconductor material while at least one of the lavers formed on the surface region reflects radiation.

- 21. The method of claim 18 wherein the layer of metal comprises tungsten silicide.
- 22. A method for manufacturing an electronic product including a field effect transistor, comprising:

providing semiconductor material of a first conductivity type having a surface and two spacedapart regions along the surface for receiving dopant of a second conductivity type: forming a field effect transistor gate structure along the surface and over a third region of the surface between the two spaced-apart regions: providing dopant to the spaced-apart regions: heating the spaced-apart regions with laser ra-

providing semiconductor material having a plu- 39 23. A method for manufacturing an electronic product including a field effect transistor, comprising:

> providing semiconductor material of a first conductivity type having a surface and two spacedapart regions along the surface for receiving dopant of a second conductivity type: forming a field effect transistor gate structure along the surface and over a third region of the surface between the two spaced-apart regions: providing dopant to the spaced-apart regions: heating the spaced-apart regions by applying radiation of a wavelength which is capable of being absorbed by the spaced-apart regions and reflected by a portion of the gate structure.

35

FIG. 1




FIG. 2





FIG. 3



9

FIG. 4




FIG. 5

